

**TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT  
(Under 37 CFR 1.97(b) or 1.97(c))**

Docket No.  
53047/44791

In Re Application Of:  
Indeck et al.

Serial No.  
Not Yet Assigned

Filing Date  
Herewith

Examiner  
Not Yet Assigned

Group Art Unit  
Not Yet Assigned

Title:  
Associative Database Scanning And Information Retrieval

Address to:  
Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

**37 CFR 1.97(b)**

1. ☒ The Information Disclosure Statement submitted herewith is being filed within three months of the filing of a national application other than a continued prosecution application under 37 CFR 1.53(d); within three months of the date of entry of the national stage as set forth in 37 CFR 1.491 in an international application; before the mailing of a first Office Action on the merits, or before the mailing of a first Office Action after the filing of a request for continued examination under 37 CFR 1.114.

**37 CFR 1.97(c)**

2. ☐ The Information Disclosure Statement submitted herewith is being filed after the period specified in 37 CFR 1.97(b), provided that the Information Disclosure Statement is filed before the mailing date of a Final Action under 37 CFR 1.113, a Notice of Allowance under 37 CFR 1.311, or an Action that otherwise closes prosecution in the application, and is accompanied by one of:

☐ the statement specified in 37 CFR 1.97(e);

**OR**

☐ the fee set forth in 37 CFR 1.17(p).

**PLEASE NOTE:**

Per 37 CFR §1.98(d), copies of the references cited in the accompanying Information Disclosure Statement are not provided herewith because such references were previously cited by or submitted to the U.S. Patent and Trademark Office in the parent application (Application Serial No. 09/545,472 filed April 7, 2000) to which this application relies upon for an earlier filing date under 35 U.S.C. §120.

**TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT**  
(Under 37 CFR 1.97(b) or 1.97(c))

Docket No.  
53047/44791

In Re Application:

Indeck et al.

Serial No.  
Not Yet Assigned

Filing Date  
Herewith

Examiner  
Not Yet Assigned

Group Art Unit  
Not Yet Assigned

**Payment of Fee**

(Only complete if Applicant elects to pay the fee set forth in 37 CFR 1.17(p))

- ☐ A check in the amount of \_\_\_\_\_ is attached.
- ☒ The Assistant Commissioner is hereby authorized to charge and credit Deposit Account No. 20-0823 as described below. A duplicate copy of this sheet is enclosed.
- ☐ Charge the amount of \_\_\_\_\_
- ☐ Credit any overpayment.
- ☒ Charge any additional fee required.

**Certificate of Transmission by Facsimile\***


I certify that this document and authorization to charge deposit account is being facsimile transmitted to the United States Patent and Trademark Office (Fax No. \_\_\_\_\_) on \_\_\_\_\_

(Date)

Signature

Typed or Printed Name of Person Signing Certificate

**\*This certificate may only be used if paying by deposit account.**

  
Signature  
R. Haferkamp, Reg. No. 291072  
Thompson Coburn LLP  
One US Bank Plaza  
St. Louis, Missouri 63101-9928  
314-552-6000  
314-552-7000 FAX

**Certificate of Mailing by Express Mail**

I certify that the documents referred to as enclosed herein are being deposited on 24 Nov 2003, with the U.S. Postal Service as Express Mail No. EV328618202US under 37 C.F.R. 1.10 and are addressed to Mail Stop Patent Application, Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

  
Signature of Person Mailing Correspondence

R. Haferkamp

Typed or Printed Name of Person Mailing Certificate

Dated: 24 Nov 2003



21888

PATENT TRADEMARK OFFICE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(use as many sheets as necessary)</i>				<b>Complete if Known</b>	
				Application Number	Not Yet Assigned
				Filing Date	Herewith
				First Named Inventor	Indeck et al.
				Art Unit	Not Yet Assigned
				Examiner Name	Not Yet Assigned
Sheet	1	of	3	Attorney Docket Number	53047/44791

U.S. PATENT DOCUMENTS					
Examiner Initials	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number-Kind Code <sup>2</sup> (if known)			
		US- 3,601,808	08-24-1971	Vlack	
		US- 3,611,314	10-05-1971	Pritchard et al.	
		US- 3,729,712	04-24-1973	Glassman	
		US- 3,824,375	07-16-1974	Gross et al.	
		US- 3,848,235	11-12-1974	Lewis et al.	
		US- 3,906,455	09-16-1975	Houston et al.	
		US- 4,298,898	11-03-1981	Cardot	
		US- 4,385,393	05-24-1983	Chaure et al.	
		US- 4,464,718	08-07-1984	Dixon et al.	
		US- 4,550,436	10-29-1985	Freeman et al.	
		US- 4,823,306	04-18-1989	Barbic et al.	
		US- 4,941,178	07-10-1990	Chuang	
		US- 5,023,910	06-11-1991	Thomson	
		US- 5,050,075	09-17-1991	Herman et al.	
		US- 5,101,424	03-31-1992	Clayton et al.	
		US- 5,140,692	08-18-1992	Morita	
		US- 5,163,131	11-10-1992	Row et al.	
		US- 5,179,626	01-12-1993	Thomson	
		US- 5,226,165	07-06-1993	Martin	
		US- 5,243,655	09-07-1993	Wang	
		US- 5,319,776	06-07-1994	Hile et al.	
		US- 5,327,521	07-05-1994	Savic et al.	
		US- 5,388,259	02-07-1995	Fleischman et al.	
		US- 5,396,253	03-07-1995	Chia	
		US- 5,418,951	05-23-1995	Damashek	
		US- 5,432,822	07-11-1995	Kaewell, Jr.	
		US- 5,465,353	11-07-1995	Hull et al.	
		US- 5,488,725	01-30-1996	Turtle et al.	
		US- 5,497,488	03-05-1996	Akizawa et al.	
		US- 5,544,352	08-06-1996	Egger	
		US- 5,546,578	08-13-1996	Takada	
		US- 5,651,125	07-22-1997	Witt et al.	
		US- 5,721,898	02-24-1998	Beardsley et al.	
		US- 5,774,835	06-30-1998	Ozawa	
		US- 5,774,839	06-30-1998	Shlomot	
		US- 5,781,772	07-14-1998	Wilkinson, III et al.	
		US- 5,864,738	01-26-1999	Kessler et al.	
		US- 5,913,211	06-15-1999	Nitta	
		US- 5,930,753	07-27-1999	Potamianos et al.	
		US- 5,943,429	08-24-1999	Händel	
		US-			

FOREIGN PATENT DOCUMENTS					
Examiner Initials	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Country Code <sup>3</sup> -Number <sup>4</sup> -Kind Code <sup>5</sup> (if known)			

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T <sup>2</sup>
		BAER, JEAN-LOUP; <i>Computer Systems Architecture</i> ; 1990; pp. 262-265; Computer Science Press; Potomac, Maryland	
		BERK, ELLIOTT, "JLex: A lexical analyzer generator for Java™", downloaded from <a href="http://www.cs.princeton.edu/~appel/modern/java/Jlex/">http://www.cs.princeton.edu/~appel/modern/java/Jlex/</a> in January 2002	
		BRAUN et al., "Layered Protocol Wrappers for Internet Packet Processing in Reconfigurable Hardware", <i>Proceedings of Hot Interconnects 9 (HotI-9)</i> Stanford, CA, August 22-24, 2001, pp. 93-98	
		CHOI et al., "Design of a Flexible Open Platform for High Performance Active Networks", Allerton Conference, Campaign, IL, 1999	
		FRANKLIN et al., "Assisting Network Intrusion Detection with Reconfigurable Hardware", Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), April 2002, Napa, California	
		FU et al., "The FPX KCPSM Module: An Embedded, Reconfigurable Active Processing Module for the Field Programmable Port Extender (FPX)", <i>Washington University, Department of Computer Science, Technical Report WUCS-01-14</i> , July, 2001	
		HAYES, JOHN P.; <i>Computer Architecture and Organization</i> ; Second Edition; 1988; pp. 448-459; McGraw-Hill, Inc.	
		HOLLAAR, LEE A.; <i>Hardware Systems for Text Information Retrieval</i> ; Proceedings of the Sixth Annual International ACM Sigir Conference on Research and Development in Information Retrieval; June 6-8, 1983; pp. 3-9; Baltimore, Maryland, USA	
		KEUTZER et al., "A Survey of Programmable Platforms – Network Proc", University of California-Berkeley	
		KULIG et al., "System and Method for Controlling Transmission of Data Packets Over an Information Network", pending U.S. Patent Application	
		LOCKWOOD, J., "An Open Platform for Development of Network Processing Modules in Reprogrammable Hardware", <i>IEC DesignCon 2001</i> , Santa Clara, CA, January 2001, Paper WB-19	
		LOCKWOOD, J., "Building Networks with Reprogrammable Hardware", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002	
		LOCKWOOD, J., "Evolvable Internet Hardware Platforms", <i>NASADoD Workshop on Evolvable Hardware (EHW'01)</i> , Long Beach, CA, July 12-14, 2001, pp. 271-279	
		LOCKWOOD, J., "Hardware Laboratory Configuration", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002	
		LOCKWOOD, J., "Introduction", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002	
		LOCKWOOD, J., "Platform and Methodology for Teaching Design of Hardware Modules in Internet Routers and Firewalls", <i>IEEE Computer Society International Conference on Microelectronic Systems Education (MSE'2001)</i> , Las Vegas, NV, June 17-18, 2001, pp. 56-57	
		LOCKWOOD, J., "Protocol Processing on the FPX", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002	
		LOCKWOOD, J., "Simulation and Synthesis", Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial, <i>Washington University</i> , St. Louis, MO, January 3-4, 2002	

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T <sup>2</sup>
		LOCKWOOD, J., "Simulation of the Hello World Application for the Field-Programmable Port Extender (FPX)", <i>Washington University, Applied Research Lab</i> , Spring 2001 Gigabits Kits Workshop	
		LOCKWOOD et al., "Field Programmable Port Extender (FPX) for Distributed Routing and Queuing, <i>ACM International Symposium on Field Programmable Gate Arrays (FPGA'2000)</i> , Monterey, CA, February 2000, pp. 137-144	
		LOCKWOOD et al., FPGrep and FPSed: Regular Expression Search and Substitution for Packet Streaming in Field Programmable Hardware, unpublished	
		LOCKWOOD et al., "Hello, World: A Simple Application for the Field Programmable Port Extender (FPX), <i>Washington University, Department of Computer Science, Technical Report WUCS-00-12</i> , July 11, 2000	
		LOCKWOOD et al., "Parallel FPGA Programming over Backplane Chassis", <i>Washington University, Department of Computer Science, Technical Report WUCS-00-11</i> , June 12, 2000	
		LOCKWOOD et al., "Reprogrammable Network Packet Processing on the Field Programmable Port Extender (FPX), <i>ACM International Symposium on Field Programmable Gate Arrays (FPGA'2001)</i> , Monterey, Ca, February 2001, pp. 87-93	
		PRAMANIK et al.; <i>A Hardware Pattern Matching Algorithm on a Dataflow</i> ; Computer Journal; July 1, 1985; pp. 264-269; Vol. 28, No. 3; Oxford University Press, Surrey, Great Britain	
		SHAH, N., "Understanding Network Processors", Version 1.0, University of California-Berkeley, September 4, 2001	
		SIDHU et al., "Fast Regular Expression Matching using FPGAs", IEEE Symposium on Field Programmable Custom Computing Machines (FCCM 2001), April 2001	
		SIDHU et al., "String Matching on Multicontext FPGAs using Self-Reconfiguration", <i>FPGA '99: Proceedings of the 1999 ACM/SIGDA 7<sup>th</sup> International Symposium on Field Programmable Gate Arrays</i> , February 1999, pp. 217-226	
		TAYLOR et al., "Generalized RAD Module Interface Specification of the Field Programmable Port Extender (FPX) Version 2", <i>Washington University, Department of Computer Science, Technical Report</i> , January 8, 2000	
		TAYLOR et al., "Modular Design Techniques for the FPX", <i>Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial</i> , <i>Washington University</i> , St. Louis, MO, January 3-4, 2002	
		"The Field-Programmable Port Extender (FPX)", downloaded from <a href="http://www.arl.wustl.edu/arl/">http://www.arl.wustl.edu/arl/</a> in March 2002	
		"Lucent Technologies Delivers "Payload Plus" Network Processors for Programmable, Multi-Protocol, OC-48c Processing", <i>Lucent Technologies Press Release</i> , downloaded from <a href="http://www.lucent.com/press/1000/0010320.meb.html">http://www.lucent.com/press/1000/0010320.meb.html</a> on March 21, 2002	
		"Overview", <i>Field Programmable Port Extender: January 2002 Gigabit Workshop Tutorial</i> , <i>Washington University</i> , St. Louis, MO, January 3-4, 2002	
		Payload Plus™ Agere System Interface, Agere Systems Product Brief, June 2001, downloaded from Internet, January 2002	
		PATENT COOPERATION TREATY; International Search Report; July 10, 2003	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--